


**Features**

- Frequency: DC-65GHz
- Small Signal Gain: 12 dB
- Gain Flatness:  $\leq \pm 2.0$  dB@ 5-65GHz
- Noise Figure:  $< 5.5$  dB@35GHz
- P1dB = 10 dBm@35GHz
- Psat = 11.5 dBm@35GHz
- Power Supply: +4.5V/81mA
- Input/Output: 50 $\Omega$
- Die Size: 1.6 x 1.7 x 0.05 mm

**Typical Applications**

- Test Instrumentation
- Microwave Radio & VSAT
- Military & Space
- Telecom Infrastructure
- Fiber Optics

**Functional Block Diagram**

**Electrical Specifications**


TA = +25°C, VD = +4.5V, VG1 = -0.35V, VG2 = 1.9V, ID = 81mA

Parameters	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
<b>Frequency</b>	<b>DC-5</b>			<b>5-55</b>			<b>55-65</b>			<b>GHz</b>
<b>Small Signal Gain</b>	10.5	12	12.7	9.5	10	10.5	9	10	10.5	dB
<b>Gain Flatness</b>		$\pm 1.5$			$\pm 0.5$			$\pm 1$		dB
<b>Noise Figure</b>		5		3		5	4.5		6.5	dB
<b>Output 1dB Compression (P1dB)</b>	12.5		13	10		13	8		10	dBm
<b>Saturated Output Power (Psat)</b>	14		14.5	11		14.5	9.		11.5	dBm
<b>Input Return Loss</b>	< 15			< 10			< 8			dB
<b>Output Return Loss</b>	< 10			< 10			< 10			dB

\* Adjust VG1, VG2 slightly to obtain device current of 81mA.



**Outline Drawing:**  
All Dimensions in  $\mu\text{m}$




**Pad Description**


No	Function	Description
1	RF IN	Signal input terminal, connected to 50Ω circuit, DC-coupled
2	RF OUT	Signal output terminal, connected to 50Ω circuit; blocking capacitor required; external DC biasing network required.
3	VG1	Amplifier 1 <sup>st</sup> gate bias; connect to external 1000pF and 0.01uF bypass capacitors.
4	VG2	Amplifier 2 <sup>nd</sup> gate bias; connect to external 1000pF and 0.01uF bypass capacitors.
5	EXT1	External bypass pad; connect to external bypass capacitors.
6	EXT2	External bypass pad; connect to external bypass capacitors.
7	Vdiode	Diode biasing voltage
8	Vref	Reference diode output voltage
9	Vdet	Detector output voltage
10	GND1, GND2	Ground pads.



### S-parameters and NF




### P1dB and Psat






### Power Detection: Vdet – Vref vs Pout at 40GHz, Vdiode = 1V




### Power Detection: Vdet – Vref vs Frequency at P1dB, Vdiode = 1V





### Assembly Drawing



#### Notes:

1. Die thickness: 50um
2. DC bond pad is 100 x 100  $\mu\text{m}^2$
3. RF IN/OUT bond pad is 100 x 160  $\mu\text{m}^2$
4. Bond pad metalization: Gold
5. Backside metalization: Gold
6. Backside of the die (GND)